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Screening in Ultrashort (5 nm) Channel MoS2
Transistors: A Full-Band Quantum Transport Study
Varun Mishra, Samuel Smith, Lei Liu, Ferdows Zahid, Member, IEEE, Yu Zhu,
Hong Guo, and Sayeef Salahuddin, Senior Member, IEEE
Abstract— Full-band ballistic quantum transport calculations
were used to study the screening effects in ultrashort-channel
few-layer MoS2 transistors. A large density of states resulted in
small screening lengths while inhibiting direct source-to-drain
tunneling. Short-channel effects were observed even for the
structurally confined 2-D transistors resulting in degraded
electrostatic control. Electron confinement effects were also
observed in the OFF-state in multilayered devices.
Index Terms— Dichalcogenide, monolayer transistors, MoS2,
nonequilibrium Green’s function (NEGF), quantum confinement.
I. INTRODUCTION
DUE to a naturally occurring layered structure, largebandgap, and compensated surface, 2-D transition
metal dichalcogenides could provide unprecedented gate
control [1]–[4] for ultrashort channel length (∼5 nm)
transistors where conventional semiconductors such as
Si and III–V are expected to show a significant short-
channel effect [5]. Owing to weak interlayer interactions,
Transition Metal Dichalcogenide (TMD) can be exfoliated to
fabricate few-layered transistors. Thus, transistors based on
TMD materials, especially, MoS2, have received significant
interest in the research community over the last few years [6]–
[10]. Models based on effective mass description of the
bandstructure show excellent electrostatic properties of MoS2
transistors with good subthreshold behavior [6] owing to large
bandgaps and high effective mass [2], [9], [10]. However, a
quantitative understanding of what extent of gate control can
actually be achieved, what the determining factors are, and
what tradeoffs need to be made requires a more rigorous
model of the bandstructure so that the effect of applied
voltages on the charge density and, therefore, the current can
be appropriately captured. Here, we present a full-band
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self-consistent quantum transport study of electrostatic
screening in 5-nm channel length MoS2 transistors with doped
contacts as a function of number of layers with both
single-gate and double-gate geometries. Our results show that
for such ultrashort-channel lengths, the following can be
observed.
1) The layer closest to the gate can effectively screen out
the gate potential due to a large density of states, and
as a result, the gate cannot effectively control more than
one layer.
2) For a monolayer, a significant short-channel effect can
still be observed.
3) Because of 1) and 2), only a double-gate geometry for a
monolayer device provides reasonable gate control (sub-
threshold swing ∼84 mV/decade). Surprisingly, these
numbers are not better and rather comparable with what
could be achieved with a surround-gate Si nanowire of
small dimensions (∼3-nm diameter) [11].
II. APPROACH
A. Bandstructure
The electronic structure calculations [Fig. 1(a)–(d)] of MoS2
were performed by fitting orthogonal tight-binding (TB)
parameters to density functional theory (DFT) calculations.
The parameterization scheme used in this paper follows a
similar technique as described in [12], but with improvements
that allow for directly including the deviations of bandgaps and
effective masses into the minimized cost function [13]–[16].
The obtained TB parameters are listed in Table I, and the
corresponding fitting results of bandgaps and effective masses
are listed in Tables II and III, respectively. The electronic states
near the top of valence bands and the bottom of conduction
bands are mainly contributed from Mo d-orbitals and
S p-orbitals, mixing with Mo s-orbitals [17]. The energy
positions of the states are determined through complicated
interactions between those orbitals and many other states in
the Hilbert space with higher energies. In order to reproduce
the band structure obtained using the first-principle method
with high precision, we have also included Mo p-orbitals
and S s- and d-orbitals in our TB model, which are used
to include the influence of the many other states with higher
energies, in an effective way. Therefore, the parameters related
to those orbitals may lose their original physical meanings,
and should be considered as pure mathematical parameters.
The interlayer interactions were included in the bandstructure
calculation. This leads to an indirect bandgap for few-layered
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Fig. 1. Electronic structure computed from TB models along high symmetry lines for (a) monolayer MoS2 (electronic structure from DFT calculations marked
with circles), for bilayer MoS2 calculated using TB models with the interaction between the two layers turned (b) ON and (c) OFF, and for (d) three-layer
MoS2. The bandgap of monolayer MoS2 is 1.8 eV with the offset between the K (conduction band minimum) and min (minimum energy point along the
K −  direction) valleys equal to 0.2503 eV. The valence band maximum for monolayer MoS2 shifts from the K point to the  point when the interaction
is turned ON resulting in an indirect bandgap. The bandgap of bilayer MoS2 is equal to 1.48 eV, while that of three-layer MoS2 is 1.46 eV. The conduction
band minimum shifts from K to min as the number of layers is increased from three. The layer-wise projected density of states for the eigenstates at the
bottom of conduction band at (e) K and (f) min points for three-layer MoS2 show a higher confinement of electrons in the middle layer. The bottom of the
conduction band is shown by the dotted black line. A lower temperature was used at the K point as opposed to room temperature used at the min point to
show the confinement effects at the K point as the eigenstates are closer to each other. The effect is thus less significant at the K point compared with the
min point.
MoS2 as shown in Fig. 1(a) and (b). The bandgaps from the
TB parameters were calculated to be 1.8, 1.48, and 1.46 eV
for monolayer, bilayer, and three-layer MoS2, respectively.
The bandstructure matches well with previous theoretical
and experimental results [18]. Monolayer MoS2 has a direct
bandgap at the K point. The valence band maximum shifts
to the  point for few-layered devices, while it shifts back
from the  point to K point if the interlayer interactions
are removed, showing their significance, especially in p-type
transport. The conduction band minimum also shifts from the
K point to min (local minimum along K − ) point as the
number of layers is increased from three. In this paper,
we will investigate only the electronic properties of one- to
three-layered transistors.
One important observation for multilayer (e.g., the
three-layer) structures is the fact that increased surface energy
leads to a higher projected density of eigenstates in the inner
layer [Fig. 1(e) and (f)]. The layer-wise density was calculated
by normalizing the eigenvector corresponding to a certain
energy and momentum and summing over the probability of
all the orbitals belonging to a layer. The probability density
of eigenstates at the bottom of the conduction band at both
the K and min points shows a considerable confinement of
electrons to the inner layer, thus resulting in higher charge
densities in those layers. There is reasonably large density
of states in the surface layers 100 meV above the band
Fig. 2. Schematic of the simulated layered MoS2 transistors with
(a) single gate and (b) double gates. The gate length is 5 nm. The number of
layers of TMDs is varied from 1 to 3, resulting in a body thickness in the range
of 0.6–1.8 nm. The source and drain contacts are ohmic (no Schottky barrier).
EOT is 0.5 nm.
minimum at the min point while it is significant 20 meV
from the minimum at the K point. Thus, the effect will be
more significant for multilayered devices, as min becomes
the conduction band minimum. A higher current could be
expected in the middle layer in the OFF-state for three-layered
transistors, if the electric field can penetrate through the top
most layer.
B. Device Simulation
The schematic of the simulated device structures along
with the device parameters is shown in Fig. 2. We use both
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TABLE I
TB PARAMETERS FOR MoS2 USING ORTHOGONAL MODEL WITH sp3d5
ORBITALS, NEAREST-NEIGHBOR INTERACTIONS, AND SPIN-ORBIT
COUPLING, IN THE UNIT OF ELECTRONVOLTS
single-gated (SG) and double-gated (DG) devices in this paper.
The oxide thickness for each gate-stack has an effective oxide
thickness of 0.5 nm. Highly doped [19] contacts, with a
doping concentration of 3×1013 cm−2, are used in the source
and drain regions. A small underlap is used to reduce fringe
capacitances from the source and drain regions as well as to
inhibit direct source–drain tunneling [20]. The workfunction
difference between the gate and channel is assumed to be zero.
The width of each device was assumed to be large enough
so that a mode space summation could be used along that
direction, while a real space representation was used along
the direction of transport [21]. The TB parameters fitted from
TABLE II
BANDGAP ENERGIES OBTAINED BY DFT-HSE [12] AND OUR TB MODEL.
THE FIFTH COLUMN IS THE DEVIATION BETWEEN THE
HEYD-SCUSERIA-ERNZERHOF (HSE) AND THE
TB VALUES. ALL THE ENERGIES ARE IN THE UNIT OF ELECTRONVOLTS.
SUBSCRIPTS v AND c STAND FOR VALENCE BAND AND CONDUCTION
BAND, RESPECTIVELY. THE SPLITTING OF THE VALENCE BAND
MAXIMUM AT K POINT IS GIVEN BY Kv1 (TOP) AND
Kv2 (BOTTOM), WHEREAS  IS THE MIDPOINT OF
THE LINE JOINING THE  AND THE K POINTS
TABLE III
VALUES OF EFFECTIVE MASSES AT VARIOUS BAND EDGES IN THE UNIT
OF FREE ELECTRON MASS (m0) CALCULATED USING THE HSE
METHOD [12] AND OUR TB MODEL. THE SUBSCRIPTS l AND t
REFER TO THE MASSES CALCULATED AT THE POINT
ALONG THE LONGITUDINAL AND THE TRANSVERSE
DIRECTIONS OF THE LINE CONNECTING THE
 POINT AND THAT POINT, RESPECTIVELY
the DFT calculations were used to formulate the full-band
Hamiltonian for each of the considered devices. The
charge was calculated within the nonequilibrium Green’s
function (NEGF) formalism [22], [23]. The calculated charge
was then used by a finite-difference Poisson solver with
appropriate boundary conditions to calculate the potential
corresponding to the charge [24]. Dirichlet boundary condi-
tions are used at the gate contacts, while Neumann boundary
conditions are assumed at the electrostatic domain boundary
for doped contacts so that the electric potential profile floats to
ensure charge neutrality at the boundaries. This was then used
by the transport solver to achieve a self-consistent solution for
each bias point. The transmission T(E) as a function of energy
was then calculated using the converged potential profile along
the channel, while summing over all the transverse modes.
Scattering effects could be considered to be minimal at these
channel lengths. The valence band could be ignored in most
of the calculations, because of the large bandgap of MoS2 and
hence a lack of band-to-band tunneling. The total current was
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Fig. 3. (a) IDS–VGS characteristics and (b) charge density at the top of the
barrier for SG and DG monolayer MoS2 transistors at VDS = 0.05 V. The
DG transistor has significantly better electrostatic control with better
subthreshold swing and higher ON-currents. The charge density is about
two times higher for DG transistors.
Fig. 4. IDS–VGS characteristics of (a) DG monolayer MoS2 transistors with
a top oxide thickness of 0.5 nm and varying bottom oxide thickness and
(b) SG monolayer transistors with varying source–drain doping concentration
at VDS = 0.05 V. The gate control goes down with increased oxide thickness.
The drain control increases with higher doping concentration leading to worse
electrostatic control.
then calculated by summing the transmission over the energy
grid by weighting it with the difference in Fermi distribution




d E T (E)( f (E − μS) − f (E − μD)) (1)
where f (E) is the Fermi–Dirac distribution, while μS and μD
are the chemical potentials at the source and drain,
respectively.
III. RESULTS AND DISCUSSION
The IDS–VGS characteristics for SG and DG MoS2 for low
drain voltage (VDS = 0.05 V) are shown in Fig. 3. The
DG device (SS ∼ 84 mV/decade) shows better performance
than the SG device (SS ∼ 102 mV/decade) even in the
case of a monolayer demonstrating significant short-channel
effects. The charge accumulated at the top of the barrier is
almost twice for the DG device compared with the SG device
showing a considerably higher gate control. There is a need
of further scaled gate oxides at these gate lengths to achieve
reasonable performance characteristics. Fig. 4(a) compares
IDS–VGS characteristics for DG monolayer devices with a
fixed top oxide thickness of 0.5 nm and varying bottom oxide
thickness. The subthreshold behavior degrades with increased
bottom oxide thickness and tends to resemble the SG device.
Fig. 5. (a) IDS–VDS characteristics of monolayer MoS2 transistors.
(b) Current spectrum as a function of energy. Negative differential resistance
can be observed in the transistors at high drain voltages due to limited
bandwidth. The effect is confirmed in the current spectrum as transmission
reduces beyond a drain voltage of 0.45 V.
Fig. 6. (a) IDS–VGS characteristics and (b) charge density at the top of the
barrier for SG and DG (each layer) bilayer MoS2 transistors at VDS = 0.05 V.
The DG transistor shows better performance owing to greater gate control.
The charge on the second layer is significantly lower than on the first layer
showing a small effective screening length.
Fig. 7. (a) Layer-wise current for single-gate bilayer MoS2 at VDS = 0.05 V.
(b) Potential profile along the channel at VGS = 0.40 V (solid lines) and
VGS = 1.10 V (dashed lines). The first layer has higher current for higher gate
voltages while showing marginally lower OFF-current. The potential barrier
is lower for the top layer at high gate voltages resulting in higher current.
The IDS–VGS characteristics for monolayer SG MoS2 shown
in Fig. 4(b) demonstrate the increased drain control as the
contact doping is increased leading to degraded subthreshold
behavior. The IDS–VDS characteristics are shown in Fig. 5(a)
for SG monolayer MoS2 at different gate biases. Negative
differential resistance can be observed for high drain voltages
(VDS greater than 0.45 V) because of limited bandwidth of
the first few bands. The current spectrum as a function of
energy as shown in Fig. 5(b) for VDS = 0.40 and 0.45 V lies
on top of each other, while that of VDS = 0.50 V is lower.
This effect has been observed before and is a manifestation
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Fig. 8. (a) IDS–VGS characteristics of SG and DG three-layer MoS2 transistors at VDS = 0.05 V. Layer-wise current for (b) single-gate and (c) double-gate
three-layer transistor. The DG transistor shows better performance with higher ON-currents and lower OFF-currents. The third layer provides the maximum
current in the OFF-state due to lower gate control, while it has the lowest current in the ON-state due to screening from the top layer single-gate devices.
The middle layer carries maximum current in the OFF-state owing to higher confinement of electrons, while it is screened in the ON-state for double-gate
transistors.
of ballistic transport, which may not be observable in
experiments because of electron–phonon scattering [25], [26].
Electron–phonon coupling introduces transmission channels
among different transverse modes, thus eliminating the gap
in current transmission.
Going on to bilayer, Fig. 6(a) shows a comparison
of IDS–VGS characteristics of SG versus DG bilayer MoS2
at low drain voltage. Bilayer MoS2 shows much weaker gate
control compared with monolayer MoS2; SS ∼ 109 and
140 mV/decade for DG and SG, respectively. The charge
density at the top of the barrier in Fig. 6(b) shows the screening
of the second layer from the gate by the top layer in the
ON-state. The current contribution from the second layer is
therefore significantly less than that of the top layer. The
subthreshold swing goes down to 90 mV/decade for a doping
concentration of 6 × 1012 cm−2. Fig. 7 shows the loss in gate
control of the bottom layer in both the ON and OFF states.
The barrier to current flow is higher in the OFF-state for the
top layer resulting in marginally lower current, while it is
significantly lower in the ON-state, thus screening the bottom
layer from the gate. These results underline the significant
screening effect by charge accumulated at the layer closest to
the gate and therefore poor gate control of any additional lay-
ers. Because of these small screening lengths, the DG bilayer
behaves like two SG monolayer transistors resulting in similar
transfer characteristics to the same.
To test the consistency of these results, we have further
investigated a three-layer device. The higher gate control
of DG compared with SG three-layer transistors can be
observed in Fig. 8(a), with lower OFF- and ON-currents in
the DG device. Fig. 8(b) shows layer-wise currents for the
SG three-layer device, where the bottom layer contributes the
highest current in the OFF-state, while the top layer conducts
most of the current in the ON-state, showing that the change in
thermal barrier to current flow is the highest for the top layer.
The DG three-layer device shows similar characteristics with
the middle layer carrying the lowest current in the ON-state,
while some confinement effects can be observed in the
OFF-state [Fig. 8(c)]. The middle layer carries more current
Fig. 9. (a) Electric potential profile along the channel for double-gate
three-layer devices. (b) Current density as a function of energy at
VGS = 0.75 V (OFF-state). The middle layer carries greater current
compared with the surface layer due to higher confinement of eigenstates.
The conduction band is further below the Fermi level for the surface layers
owing to the same reason.
than the surface layers in the OFF-state, i.e., for VGS = 0.8 V.
This effect, which is a consequence of higher Density of States
(DOS) near the band edge in the middle layer [Fig. 1(e) and
(f)], is further illustrated in Fig. 9. Fig. 9(a) shows the potential
profile along the channel for the DG three-layer device at
VGS = 0.75 V. The conduction band is further below the Fermi
level for the surface layers compared with the middle layer,
because of higher concentration of electrons toward the center
of the channel. The barrier height of the electrons from the
Fermi level is the same for all the layers at this bias point as
screening effects are not significant. The current density as a
function of energy
J (E) = T (E)( f (E − μS) − f (E − μD)) (2)
is shown in Fig. 9(b) at the same bias point. As expected,
higher current is drawn from the middle layer because of
increased surface energy for the outer layers. Both the surface
layers have similar characteristics because of symmetry in the
simulated device.
The IDS–VGS characteristics at VDS = 0.50 V for all devices
considered are shown in Fig. 10(a), while the ON-current for
the corresponding ON/OFF is shown in Fig. 10(b). The transfer
characteristics follow similar trends as the previous results
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Fig. 10. (a) IDS–VGS characteristics of single- and double-gate monolayer,
bilayer, and three-layer MoS2 transistors at VDS = 0.50 V. (b) ON-current
for the above transistors as a function of ON/OFF ratios at VDD = 0.50 V.
The DG monolayer transistor shows the best ON-currents for a given ON/OFF,
achieving the highest ON-current and lowest OFF-current. The trends for the
three-layer devices move toward worse ON/OFF ratios.
with DG monolayer showing the best ON- and OFF-currents.
The SG monolayer device shows a Drain Induced Barrier
Lowering (DIBL) of 70 mV/V, while the bilayer device
shows a DIBL of 300 mV/V, showing significant drain
control at these scales. The DIBL for the DG monolayer
device is 30 mV/V showing that better performance char-
acteristics could be achieved through Effective Oxide Thick-
ness (EOT) scaling. The ON/OFF ratios shown in Fig. 10(b)
correspond to a supply voltage of 0.50 V, while the
bias window for gate voltage is moved along the transfer
characteristics. The above could be achieved in practice by
engineering the workfunction of the gate metal [27]. None of
the SG devices were able to achieve an ON/OFF of 105, the
minimum ratio needed to be considered as a viable alternative
for low operating power transistors. Only DG monolayer
device achieved an ON/OFF of 105, but at an ON-current
of 90 μA/μm. The trends for SG monolayer transistor are
similar to those of the DG bilayer transistors with the bilayer
device having higher current levels. The three-layer devices
show worse ON/OFF ratios because of increased screening
effects.
IV. CONCLUSION
To summarize, layered MoS2 transistors with doped
contacts and 5-nm channel length were studied using a
full-band self-consistent quantum transport model within the
ballistic NEGF formalism. One of the interesting observations
from this full-band study is the fact that in a multilayer
structure, the middle layers give the lowest energy states and
would therefore fill up first. This effect is evident in our
calculations for small charge levels when the gate electric field
can still penetrate through the top layers. As for the
current–voltage behavior, the ballistic approximation is
relevant in the view that the gate length is only 5 nm.
In addition, together with a doped contact, the ballistic approx-
imation provides the best case scenario for these devices.
It is observed that the ballistic ON-current for these devices
for a VDD swing of 0.5 V is not competitive with what can
be otherwise obtained from Si, III-V, or carbon nanotube
devices at this channel length. This is not surprising because
the injection velocity for MoS2 is small due to its large
effective mass. It also found that it is not possible to boost the
ON-current up by increasing the number of layers at this
channel length because the gate electric field
(for ∼0.5-nm EOT) is almost completely screened out
by the layer nearest to the gate. As a result, layers underneath
cannot be effectively controlled by the gate, leading to
significant reduction in subtheshold swing. In fact, even for
a single monolayer, the short channel effect is prominent
and only a double-gate geometry can provide a reasonable
subthreshold swing (∼84 mV/decade). Surprisingly, this is
comparable with (and not better than) what has been predicted
to be achievable with surround-gate small-diameter (∼3 nm)
Si nanowire transistors [11]. On the other hand, a double-gate
geometry for a monolayer structure may prove to be very
challenging to fabricate. However, one particular aspect stands
out: MoS2 transistors could provide a 105 ON/OFF ratio even
at 5-nm channel length, albeit at a small ON-current level,
which is not possible at all in Si or III-V due to much stronger
direct source-to-drain tunneling. This indicates potential use
in very low power applications where performance is not a
critical need.
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